HY5DU121622ALT sdram
512mb ddr sdram.512mb ddr sdram.
*
*
*
*
*
*
* VDD, VDDQ = 2.5V +/- 0.2V All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) .
which requires large memory density and high bandwidth. This Hynix 512Mb DDR SDRAMs offer fully synchronous operations r.
and is subject to change without notice. Hynix semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.0/Feb. 2003 1
www.DataSheet4U.com
HY5DU12422A(L)T HY5DU12822A(L)T HY5DU121622A(L)T.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 427.98KB)